

FIG. 1
PRIOR ART




FIG. 2
PRIOR ART




FIG. 3
PRIOR ART




FIG. 4




FIG. 5




FIG. 6




FIG. 7





FIG. 8






FIG. 10A




FIG. 10B




FIG. IIA




FIG. IIB

For Output K	Allocation Status (B = 0, 1, 2)	Input Controller (I = 1 to 7)	Waiting Input Controllers (W)	Credits (C)	Flits Present (P)
			7 _ _ _ _ _ _ _		
1					
2					
3					
•					
•					
•					
V					

State
vector
s[V, K]

FIG. 12




FIG. 13